VLIW instruction scheduling for minimal power variation
نویسندگان
چکیده
منابع مشابه
Power-Aware VLIW Instruction Scheduling
This paper presents an efficient branch-and-bound algorithm for VLIW instruction scheduling that miminizes power consumption variations. Our experimental results show that our algorithm is much more efficient compared with previously presented approaches. We also briefly discuss a rough set approach to model imprecision inherent in an instruction-level power model.
متن کاملFromMachine Scheduling to VLIW Instruction Scheduling
This report discusses the similarities and the differences betweenmachine scheduling problems, and instruction scheduling problems on modern VLIW processors such as the STMicroelectronics ST200. Our motivations are to apply the machine scheduling techniques that are relevant to instruction scheduling in VLIW compilers, and to understand how processor micro-architecture features impact advanced ...
متن کاملPower-Balanced VLIW Instruction Scheduling Using Rough Programming
Current techniques for power-aware VLIW instruction scheduling assumed that the power consumption parameters are precisely known. In reality, there will always be some degree of imprecision. In this paper, we propose to apply rough programming to handle the imprecision involved. The power-aware instruction scheduling problem is formulated as a chance-constraint rough program. A problem-specific...
متن کاملRule-Based Power-Balanced VLIW Instruction Scheduling with Uncertainty
Power-balanced instruction scheduling for Very Long Instruction Word (VLIW) processors is an optimization problem which requires a good instruction-level power model for the target processor. Conventionally, these power models are deterministic. However, in reality, there will always be some degree of imprecision involved. For power critical applications, it is desirable to find an optimal sche...
متن کاملAligned Scheduling: Cache-Efficient Instruction Scheduling for VLIW Processors
The performance of statically scheduled VLIW processors is highly sensitive to the instruction scheduling performed by the compiler. In this work we identify a major deficiency in existing instruction scheduling for VLIW processors. Unlike most dynamically scheduled processors, a VLIW processor with no load-use hardware interlocks will completely stall upon a cache-miss of any of the operations...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Architecture and Code Optimization
سال: 2007
ISSN: 1544-3566,1544-3973
DOI: 10.1145/1275937.1275942